MPEG-2 Decoder: Difference between revisions

From LinuxTVWiki
Jump to navigation Jump to search
No edit summary
m (MPEG2 Decoder moved to MPEG-2 Decoder: name)
 
(2 intermediate revisions by the same user not shown)
Line 1: Line 1:
A device (hard- and/or software) that decodes a [[MPEG2 Elementary Stream]] and prepares data for (e.g. audiovisual) presentation.
A hardware device or software algorithm that decodes a [[MPEG-2 Elementary Stream]] and prepares the data for (e.g. audiovisual) presentation.


Since the decoding algorithms are usually quite complex (and thus implementation is error-prone) vendors are moving in modern STB and DVD player chipsets from fixed-function silicon to [[Firmware]]-driven designs which allow late hotfixes.
Since the decoding algorithms are usually quite complex (and thus their implementation can be error-prone), vendors have progressively switched from using
fixed-function silicon decoder chipsets in their STB and DVD players to [[Firmware]] driven chipset designs, which allow for the uploading of hotfixes to correct for errors discovered within the decoding algorithm. More modern approaches even implement the entire decoding process in software via an embedded host processor.


==Also See:==
Very modern approaches even implement the entire decoding process in software on the host processor.
* [[VDR Software Decoder Plugin]] for a further distinction of hardware and software decoding.

* [[Hardware or Software Decoder?]]
See also [[VDR Software Decoder Plugin]] for a further distinction of hardware and software decoding.


[[Category:Technology]]
[[Category:Technology]]

Latest revision as of 21:30, 6 January 2008

A hardware device or software algorithm that decodes a MPEG-2 Elementary Stream and prepares the data for (e.g. audiovisual) presentation.

Since the decoding algorithms are usually quite complex (and thus their implementation can be error-prone), vendors have progressively switched from using fixed-function silicon decoder chipsets in their STB and DVD players to Firmware driven chipset designs, which allow for the uploading of hotfixes to correct for errors discovered within the decoding algorithm. More modern approaches even implement the entire decoding process in software via an embedded host processor.

Also See: